


Lattice QCD (and more) on the NVIDIA Grace Hopper Platform

Mathias Wagner, Lattice 2024









Next-Gen Supercomputing Datacenter

4 ExaFLOPs of HPC Performance Driving Scientific Innovation









1.7 Exaflops Grace Hopper Coming online 2024








How much of your WORKLOAD is running on GPUs?





• Little to no limitation from CPU and data transfers


Application on Accelerated Systems

Fully GPU Accelerated





mostly data transfer (PCIe) limited



Application on Accelerated Systems Partially GPU Accelerated

• As GPUs become faster applications become increasingly limited by non-GPU factors, e.g.





"super" - more than a "chip" NVIDIA CPU + NVIDIA GPU w/o compromises





"super" - more than a "chip" NVIDIA CPU + NVIDIA GPU w/o compromises

• NVIDIA Grace CPU

- Memory:

 72 Arm-v9 Neoverse V2 CPU cores with SVE2. Throughput: 3.6 TFLOP/s

 \rightarrow High capacity: \leq 480 GB LPDDR5X → High System Memory bandwidth: ≤ 500 GB/s





"super" - more than a "chip" NVIDIA CPU + NVIDIA GPU w/o compromises

• NVIDIA Grace CPU

- Memory:

• NVIDIA Hopper GPU

- \rightarrow High throughput: 60 TFLOP/s
- Memory:
- \rightarrow Threads are threads

 72 Arm-v9 Neoverse V2 CPU cores with SVE2. \rightarrow Throughput: 3.6 TFLOP/s

 \rightarrow High capacity: \leq 480 GB LPDDR5X → High System Memory bandwidth: ≤ 500 GB/s

→ Capacity: 96 GB HBM3 / 144 GB HBM3e \rightarrow Extreme bandwidth \leq 4000 GB/s / 5000 GB/s • $\leq 18x$ NVLink 4 $\rightarrow 900$ GB/s





Soul is the new **NVLink-C2C** CPU $\leftarrow \rightarrow$ GPU interconnect

• Memory consistency: ease of use

• Low-latency: $GPU \rightarrow HBM$ latency \rightarrow GPU reads or writes LPDDR5X at ~HBM3 latency


> For all threads in the system memory tastes like memory expected behavior + latency + bandwidth.

 $\rightarrow AII$ threads – GPU and CPU – access system memory: C++ new, malloc, mmap'ed files, atomics, ... \rightarrow Fast automatic page migrations

 \rightarrow Threads cache peer memory \rightarrow Less migrations

• High-bandwidth: 900 GB/s (same as peer NVLink 4) \rightarrow GPU reads or writes local/peer LPDDR5X at ~peak BW






Hopper Architecture H100 GPU Key features

Thread Block Clusters

4th Gen NVLink 900 GB/s total bandwidth



2nd Gen Multi-Instance GPU **Confidential Computing** PCle Gen5

Larger 60 MB L2


96GB HBM3, 4 TB/s bandwidth



- 72 Arm Neoverse V2 Cores
 - 4x128b SVE2 SIMD units per core
- **Single Die:** single NUMA
- 3.16 Ghz Base Clock
 - 2.7 GHz Vector Clock
- 3,225.6 GB/s Bisection Bandwidth
- Scalable Coherency Fabric: Shared, uniform 117MB of L3 cache for entire chip.
- **LPDDR5x**: up to 500GB/s memory bandwidth. Local caching of remote die memory.

NVIDIA GRACE CPU

NVIDIA Scalable Coherency Fabric and distributed cache design



Example possible fabric topology for illustrative purposes

Grace Memory Subsystem

Per 72C Grace SoC


- Separate L1 data and instruction caches
 - L1 instruction memory system
 - 64KB, 4-way set associative, 64B cache li
 - L1 data memory system
 - 64KB, 4-way set associative, 64B cache li
- Private, unified data and instruction L2 ca
 - 1MB , 8-way set associative
- Scalable Coherency Fabric: Shared, uniform 117MB of L3 cache for el
- LPDDR5x: up to 500GB/s memory bandwide
 - 120GB / 240GB capacity: 500 GB/s
 - 480GB capacity: 375 GB/s



		500	
		450	
per core		400	
	/s)	350	
line	GB,	350 300	
line		250	
ache per core	Bandwid	200	
		150	
entire chip.		100	_
vidth		50	
		0	
			0









Widening the bottlenecks













Developer Velocity with Grace Hopper


Accelerating the path to accelerated computing



- Assume a memory-bandwidth bound workload
 - Idealized: time ~ data size / bandwidth
- Process 3+x GB of data on the CPU
- For GPU processing
 - Transfer 3 GB from / to GPU
 - Process 3+x GB of data on the GPU

Shifting the break-even point

Further lowering the barrier to GPU acceleration with C2C








- Currently existing applications do not need to be changed Recompile the application for ARM Neoverse-V2 (Grace) and sm_90 (Hopper)* Benefit from more bandwidth everywhere
- Accelerate existing applications
 - Easier to port than ever
 - Large selection of programming models and language available
 - Hardware coherency

 - Obtain overall speedup even for partially ported applications with the Grace CPU and C2C • Large selection of tools (NVIDIA tools and 3rd party) available • Balanced architecture results in fewer Amdahl's limiters

Getting ready for Grace-Hopper **Recompile and Run**




- Exploit GPU / CPU coherency
- Use all available system features
 - not necessarily clean distinction between phases



Application on Accelerated Systems Coherently GPU Accelerated





Grace directly reading Hopper's memory

CPU fetches GPU data into CPU L3 cache Cache remains coherent with GPU memory Changes to GPU memory evict cache line

Global Access to All Data

Cache-coherent access via NVLink C2C from either processor to either physical memory

Hopper directly reading Grace's memory


GPU loads CPU data via CPU L3 cache CPU and GPU can both hit on cached data Changes to CPU memory update cache line



LPDDR5X Page A CPU PHYSICAL MEMORY

Grace Hopper

Address Translation Service (ATS) enables full access to all CPU & GPU allocations Migrations are not required: Fewer Migrations




System Page Table Translates CPU malloc() to CPU or GPU

ATS creates a single page table for the whole system NVLink C2C allows access to all physical memory without migration




High Bandwidth Memory Access & Automatic Data Migration




The system can automatically migrate both managed and CPU-allocated memory in order to optimize access speed



High Bandwidth Memory Access & Automatic Data Migration





ATS shared page table means that both CPU and GPU automatically access X in its new location after migration







VOLTA



PASCAL





MAXWELL

TESLA




KEPLER




FERMI

SINGLE GPU PERFORMANCE QUDA Wilson Dslash Kernel









NVIDIA Grace Superchip vs x86 (AMD Epyc 9654 and Intel Xeon 8480+). Grid development version as of July 2023 with GCC 12, results measured in July 2023

Grid CPU performance

Dirac Operator (Benchmark_ITT)



MILC RHMD Benchmark

Fully accelerated using QUDA

- GPU offload acceleration through QUDA with partial GPU data residency
- QUDA accelerated solvers
 - Mixed-precision multishift inverter
 - Gauge force
 - Fermion force

• NERSC Medium benchmark


- Performance on Grace-Hopper ensures 2x scaling over x86 +A100
 - C2C drastically reduces data-transfer time
 - Grace CPU memory bandwidth accelerates remaining CPU parts
 - Both combined restore scaling between generations






Grace Hopper Performance


2.5



A100 runs were done using AMD EPYC (Rome) CPUs. H100 runs were done using Intel Xeon (SPR) CPUs.




H100 runs were done using Intel Xeon (SPR) CPUs.



A100 runs were done using AMD EPYC (Rome) CPUs. H100 runs were done using Intel Xeon (SPR) CPUs.










Accelerated jobs mostly uses the GPU and only fraction of CPU



• Backfill idle CPU resources

Backfill free CPU resources Run highly demanding phase on GPU and overlap another with another phase on the CPU




Chroma HMC with QUDA + QDPJIT

- Fully device resident
- Requires just a single core to drive GPU
- Grid Dirac Wilson benchmark Proxy to simulate running a CPU heavy workload
 - Analysis job, ...?
 - Can use 64 cores per Grace CPU
- Combine both to fully exploit the node
 - Performance impact ~ 5%
- More throughput
- Increase energy efficiency
 - Additional CPU job just consumes increase in CPU power
 - System socket power in consumed anyway

Chroma HMC + Grid Dslash

Co-scheduled on a 4 GH node








Examples from other domains




ICON Coupled Ocean

- ICON is a unified next-generation global numerical weather prediction and climate modelling framework
- Developed by DWD (German weather prediction center), MPI-M (German Max Planck climate research institute) and MeteoSwiss with help from CSCS
- Currently used for operational forecast at DWD, soon to be in production in Switzerland on GPUs. Used by many institutes for climate simulations
- Typical scales from 1 to 1000s GPUs
- Atmospheric simulation is fully GPU-ported with OpenACC. Ocean part is not fully ported yet and can only be run on the CPU
- Coupled atmosphere-ocean simulations are very important for understanding long-term climate change and multiple institutions are currently working on such setups






ranks within the same MPI job. 64 GPUs and 512 (Eos) or 3008 (Alps) CPU ranks



ICON Coupled Ocean Profile

• Full globe coupled simulation at 10 km atmosphere resolution and 5 km ocean resolution. 90 vertical atmosphere layers, 72 vertical ocean layers. Atmosphere time-step is 90s, ocean time-step is 5 min and coupling time-step is 15 min. Atmosphere and ocean run in different


	313s	314s	315s	316s		317s	318	S
			Ocean rur	nning overla	pped o	on CPU		
ARAA								
					ing			
				Wait	ing			
GPU	In III			for CP	b n			
part				com	ms	total [232.466 s]	
	[i]			_		[6.891 s] ; [6.795 s]		
					coupling	[6.743 s]		_
<u>, h h h h</u>	<u>hh hh hh</u>				coupling_	1stget [6.513 s]		
	للدالد							
بلات التي التي التي ا	للهاله . اله .							
40		40.5	4.0		40.5		0.0	
18s		18.5s	ed on CPU		19.5s		20s	
JCEan Tu							and the second second	
							dilion-1 M	
					j.			
anaaa ma hii aaaaaaa	a htaaaan i	GPU	ta manual de catterna				haranna h	i.e
integrate)(integr	ra)(integra	part	integrat integrat	integrat)	Cor	nms		n
(ic)	<u>i</u>) <u>(i.</u> , <u>(i.</u> ,	i		CPU	ic	
for the second	United to the second se		Li dinin I. Li dinin I. Li d				ing).triliter [10.1m]	
11						faster		
	. 1 h 1 h.							
				-				





• On EOS:

- Performance limited by Ocean running on the CPU
- On Alps:
 - Unleash full performance of Hopper GPUs
 - Grace is powerful enough to run the ocean in the background
 - Alps network is still in bring-up phase, which introduces some atmosphere-only and coupling overhead
 - 3x end-to-end performance



A partially accelerated case utilizing unified memory on Grace-Hopper

The "Nucleus for European Modelling of the Ocean" (NEMO) is a state-of-the-art modelling framework, used for research activities and forecasting services in ocean and climate sciences.

Setup (NEMO v4.2.0)

- **GYRE_PISCES** benchmark
 - Scaling factor for grid resolution: nn_GYRE = 25
 - ~ORCA ½ grid
 - ~80 GB RAM, fits on single GPU
- **MPI-only**, single core to every MPI process for CPU runs
- Incremental porting on Grace-Hopper (480GB) using unified memory and access-counter based migrations
 - Memory management left to runtime system-allocated memory with automatic migrations
 - compile with –gpu=unified, nomanaged
 - Simply offloading loops to GPU using **OpenACC**, in 3 steps:
 - Horizontal (lateral) diffusion,
 - Advection,
 - Vertical diffusion and time-filtering,

for both "active" (TRA) and "passive" (TRC) tracer transport

NEMO Ocean Model





Image source: NEMO User Guide — NEMO release-4.2.2 documentation (nemo-ocean.io)



Porting NEMO to Grace-Hopper using Unified Memory



Incremental porting, zooming in to a single timestep ...

"Passive" tracer transport (TRC)

"Active" tracer transport (TRA)



Porting NEMO to Grace-Hopper using Unified Memory

zdf_phy [122.5] [df_slp] d	1		.	. a	
zdf_phy [88.2] [df_slp [69]] d 	zdf_phy [20
	3	1		J I	
zdf_phy [91.718 ms] [ldf_slp [68.4	zdf_phy]d [.
zdf_phy [91.718 ms] [ldf_slp [68.4					
)zdf_phy [93.052 ms]ldf_sl		by [01 710	mal		60.40
	<u></u>	ny [91.718		lat_sip (08.4
)			a	
	zd1	f_phy [93.()52 ms]		lf_slp


Ported to GPU:

- **Horizontal diffusion**
- Advection
- Vertical diffusion and time-filtering

We run multiple (i.e. 40) MPI processes on CPU and GPU using MPS, and use "migratable" system allocated memory


Incremental porting, zooming in to a single timestep ...


	MP			
l			on Grace CPU	
		stp_MLF [
dyn) dyn_z) dia	.][trc_	_stp [1.108 s]	
	trc_sms [139.319]		trc_trp [951.736 ms]	
hann. =	p2z_sms [139.31]	trc_adv [484.887 ms]		trc_ldf [342.800 ms]
	p2z p2z_bio			
	[lbc]			
				2.4 x
limite de	M		hh hh h	h h
annos at	· · · · · · · · · · · · ·	Timestep on Grace	e-Hopper (step 1	
		stp_MLF [
dyn_s) dyn)	dia)	trc_s	tp [807.286 ms]	
limito al.	t trc_sms [127.012 ms]		trc_trp [658.882 ms]
AAAAAAA AA	p2z_sms [127.008 m	trc_adv [414.9	45 ms]	trc_ldf [144.930 ms] trc
	p2z p2z_bio [7	I		traldf_iso_t_DATA [144
	[lbc]			traldf_iso_t_COMPUTE [
			2.8 x	
			Wait : tr	
			Wait : tr	
		MP		
		Timestep on Grace	e-Hopper (step 2	2)
		stp_MLF [
dyd	dyn_spg dyn_zdf dia_w		trc_stp [551.45	6 ms]
d	tr	trc_sms [124.860 ms]		trc_trp [405.128 ms]
		p2z_sms [124.856 ms]	trc_adv [146.070 ms]	trc_ldf [139.513 ms] trc_
		p2z_op p2z_bio [67 tra	a_adv_fct [144.368 ms]	traldf_iso_t_DATA [139.154 ms]
		lbc	nonosc [traldf_iso_t_COMPUTE [139.1
			101010	
			cuCtxSy	
				: tra
				: tra
a a al	h	1	MPI_R	
		Timestep on Grace		3)
		stp_MLF [1		
	n d dyn_spg dyn_zdf [4	dia_wri		stp [433.272 ms]
dy	y	tr trc_sms [126		trc_trp [285.756 ms]
3		p2z_sms [126		dv [132.507 ms] trc_ld
		p2z_opt [] p2z_bio		lv_fct [128.037 ms] traldf_iso_t
			bc_lnk	sc [4]] [] traldf_iso_t
			cuCt	xSyn





Porting NEMO to Grace-Hopper using Unified Memory A deeper look into the effect of access-counter based migrations on the partially accelerated port






Tracer transport on GPU with migrations disabled

CPU only run

buffers with first-touch on CPU will never migrate to GPU memory)

Enabling automatic page migrations from CPU to GPU

("hot" pages migrate to GPU)



pages migrate to GPU



Science with Grace Hopper

Better than ever

Balanced platform with

- Hopper GPU
- Grace CPU
- Unified Memory Space
- Easier to accelerate

 - Easier to program

C2C Interconnect (High Bandwidth)

Widening bottlenecks unleashes performance

Multiple Installations coming online





