1

Rearchitecting QUDA for multi-RHS computations

Kate Clark Lattice 2024

Bálint Joó, Jiqun Tu, Mathias Wagner, Evan Weinberg

• Three performance limiter trends are apparent in High Performance Computing

- - Memory bandwidth limited
	- Parallelism Limited
	- Energy Limited (more recent)
- This work seeks to address all of these limiters
- (Results are *extremely* preliminary)

QUDA QUDA

• "QCD on CUDA" - http://lattice.github.com/quda (open source, BSD license) • Effort started at Boston University in 2008, now in wide use as the GPU backend for BQCD, **Chroma**, CPS**, MILC****, TIFR, etc. Provides solvers for all major fermionic discretizations, with multi-GPU support all major fermionic discretizations, with multi-GPU support

****ECP benchmarks apps**

-
- backend for BOCD, Chroma**, CPS**
- Maximize performance • Maximize performance
- Mixed-precision methods – **Mixed-precision methods (runtime specification of precision for maximum flexibility)**
- Autotuning for high performance on all CUDA-capable architectures – Multigrid solvers for optimal convergence $\frac{1}{2}$ – Autotuning for high performance on all CUDA-capable architectures
- Domain-decomposed (Schwarz) preconditioners for strong scaling
- NVSHMEM for improving strong scaling $\frac{1}{2}$ $\frac{1}{2}$
- Portable: HIP (merged), SYCL (in review) and OpenMP (in development) Fladue. Fille (Filerg
- **A research tool for how to reach the exascale (and beyond)** research tool for how to reach the ϵ
- Optimally mapping the problem to hierarchical processors and node topologies

Buck Babich (NVIDIA)

 Simone Bacchio (Cyprus) Michael Balfhauf (Regensburg) Kip Barros (LANL) Rich Brower (Boston University) Nuno Cardoso (NCSA) Kate Clark (NVIDIA) Michael Cheng (Boston University) Carleton DeTar (Utah University) Justin Foley (Utah -> NIH) Joel Giedt (Rensselaer Polytechnic Institute) Arjun Gambhir (William and Mary) Marco Garofalo (Bonn) Steve Gottlieb (Indiana University) Kyriakos Hadjiyiannakou (Cyprus) Ben Hoerz (Intel) Dean Howarth (LBL) Xiangyu Jiang (ITP, Chinese Academy of Sciences) Xiao-Yong Jin (ANL) Bálint Joó (Jlab) Hyung-Jin Kim (BNL -> Samsung)

QUDA CONTRIBUTORS 10+ years - lots of contributors

```
 Claudio Rebbi (Boston University) 
 Eloy Romero (William and Mary) 
 Hauke Sandmeyer (Bielefeld) 
 Guochun Shi (NCSA -> Google) 
 Alejandro Vaquero (Utah University)
```
 Bartek Kostrzewa (Bonn) Damon McDougall (AMD) Colin Morningstar (CMU) James Osborn (ANL) Ferenc Pittler (Cyprus) Aniket Sen (Bonn) Mario Schröck (INFN) Alexei Strelchenko (FNAL) Jiqun Tu (NVIDIA) Michael Wagman (FNAL) Mathias Wagner (NVIDIA) André Walker-Loud (LBL) Evan Weinberg (NVIDIA) Frank Winter (Jlab) Yi-bo Yang (CAS)

MAPPING THE DIRAC OPERATOR TO GPUS

Finite difference operator in LQCD is known as Dslash Assign a single space-time point to each thread $V = XYZT$ threads, e.g., $V = 24^4 \Rightarrow 3.3 \times 10^6$ threads Looping over direction each thread must – Load the neighboring spinor (24 numbers x8) Load the color matrix connecting the sites (18 numbers x8) – Do the computation Save the result (24 numbers) Each thread has (Wilson Dslash) 0.92 naive arithmetic intensity • QUDA reduces memory traffic Exact SU(3) matrix compression (18 => 12 or 8 real numbers) Use 16-bit fixed-point representation with mixed-precision solver $\Omega \cap \Omega$ is known on Ω eleck QUD IS MIUWII AS DSLASH WITH $\boldsymbol{\mathcal{L}}$, $\boldsymbol{\mathcal{X}}$ II. LATTICE QUARTER DE L'ATTICE DE L'ATTICE DE L'ATTICE DE L'ATTICE DE L'ATTICE DE L'ATTICE.
In la territoria JATU CHILCOUS used for calculations in other quantum field theories, such as m bers $x8$) $t \sim \frac{1}{2}$ ne sites (18 numbers x8) symmetry. On the sites (18 numbers x8) The form of *M* on which we focus in this work is the \overline{a} form, which is a central difference discretization of the theorem. The contraction of the theorem of the the $D \sim I$ is the operator. When a vector space that in a vector space that is the tensor space to the tensor space tensor space to the tensor space of I *spin* space, and *color* space it is given by

@ NVIDIA.

GFLOPS GFLOPS

MULTIGRID IS EVEN WORSE Gets harder with every generation

Coarse operator performance

64-bit DP

20mm 28nm IC

20 pJ

256-bit access 8 KB SRAM | 50 pJ

64-bit DP

20mm 28nm IC

20 pJ

64-bit DP

28nm IC

256-bit access

256-bit access 6-bit access
8 kB SRAM 50 pJ

64-bit DP

20mm 28nm IC

256-bit access 6-bit access
8 kB SRAM | 50 pJ

64-bit DP

20mm 28nm IC

16000 pJ ANDRAM Rd/Wr

500 pJ \leftarrow Efficient off-chip link

Locality Drives Energy Efficiency

FMA Registers L1 L2 HBM network

1

10

picoJoulesSP n $\overline{\mathbf{C}}$ $\overline{\overline{O}}$

MULTI RHS IS (SOME OF) THE SOLUTION Locality, Parallelism, Energy

- Batch multiple RHS computation in a single kernel
- Memory traffic reduction
	- Gauge field load is shared across multiple RHS
	- Gauge field remains in cache after first touch
	- Traffic reduces as 1 *Nrhs*
- Parallelism scales with number of RHS
- Energy reduces with decreased memory traffic
	- Power may go up due to faster rate of computation
	- Actual power efficiency will increase

MULTI RHS IS (SOME OF) THE SOLUTION Locality, Parallelism, Energy

0

GFLOPS 1000 2000 3000 4000

Multi-RHS Coarse Dslash perf

- Batch multiple RHS computation in a single kernel
- Memory traffic reduction
	- Gauge field load is shared across multiple RHS
	- Gauge field remains in cache after first touch
	- Traffic reduces as 1 *Nrhs*
- Parallelism scales with number of RHS
- Energy reduces with decreased memory traffic
	- Power may go up due to faster rate of computation
	- Actual power efficiency will increase

• Previously deployed block CG for staggered fermions in QUDA **arXiv:1710.09745** • Convenient to consider MRHS dimension as an "extra dimension" from architectural point of view • However restricts algorithmic flexibility, e.g., accessing subsets

Rearchitecting for MRHS

- -
	-
	- Not suitable for library wide deployment
- Algorithmically might prefer to have a std:: vector<ColorSpinorField>
	- Avoids requiring contiguous memory allocations
	-
	- Arbitrary subsets will incur move / copy overheads
- - No overhead for subsets, etc
	-

• Disjoint communication buffers however would cause a significant latency overhead for halo communication

• Historically some of QUDA used std::vector<ColorSpinorField*>

• Not desirable to rearchitect QUDA around passing raw pointers

Rearchitecting for MRHS

• Use std::vector<std::reference wrapper<ColorSpinorField>> as the interface for all MRHS kernels?

- Non-ownership of the fields
- Zero overhead for taking subsets, supersets, etc.
- Extend std::vector to make it fit for purpose
	- ColorSpinorField methods available directly from vector<std::reference_wrapper<ColorSpinorField>>
		- e.g., querying the number of colors
		- Provides opportunity for set uniformity, parameter checking etc.
	- Auto construction of a vector container if a singleton is passed in
		- Compatibility with legacy code
- Use a single halo accessor for all RHS
	- Map RHS dimension to extra dimension for communication
	- All communication code, NVSHMEM etc., just works

Kernel Architecture

 if (doHalo<kernel_type>(d) && ghost) { Link $U = arg.U(d, gauge_idx, gauge-parity);$ out $+=$ fwd_coeff $*$ (U $*$ in).reconstruct(d, proj_dir); } else if (doBulk<kernel_type>() && !ghost) { Link $U = arg.U(d, gauge_idx, gauge-parity);$

Wilson Dslash

}

Forward derivative term

Single ghost buffer shared by all RHS RHS index maps to the 5th dimension

Separate accessor for each RHS RHS index maps to the accessor index

 template <typename Float, int nColor, int nDim, QudaReconstructType reconstruct> struct WilsonArg : DslashArg<Float, nDim> { static constexpr int nSpin = 4; using F = typename colorspinor_mapper<Float, nSpin, nColor, spin_project, true>::type; F out[MAX_MULTI_RHS]; /** output vector field set */ F in[MAX_MULTI_RHS]; /** input vector field set */ using Ghost = typename colorspinor::GhostNOrder<Float, nSpin, nColor, spin_project, false>;

Ghost halo; $/**$ halo accessor $*/$

Parameter argument for driving the Wilson operator (abbreviated)

- Array of accessors for the field bodies
- Single accessor for the ghost zones

```
13
// we need to compute the face index if we are updating a face that isn't ours
 const int ghost_idx = (kernel_type == EXTERIOR_KERNEL_ALL && d != thread_dim) ? 
   ghostFaceIndex<1, Arg::nDim>(coord, arg.dim, d, arg.nFace) : idx; 
HalfVector in = arg.halo.Ghost(d, 1, ghost_idx + (src_idx * arg.Ls + coord.s) * arg.dc.ghostFaceCB[d],
                                their_spinor_parity); 
Vector in = arg.in[src_idx] (fwd_idx + coord.s * arg.dc.volume_dcb, their_spinor-parity);
out += fwd_coeff * (U * in.project(d, proj_dir)).reconstruct(d, proj_dir);
```


- QUDA uses opaque "accessors" for all data access
- Implementation is simple: maintain an array of accessors, one per RHS
- Separate accessor for the ghost zones used by all RHS

Kernel Architecture

- RHS index is mapped to y thread dimension
	- src idx = blockDim.y * blockIdx.y + threadIdx.y
	-
	-
- Maximum RHS per kernel instance controlled by MAX MULTI RHS
	- Exposed as a CMake parameter
	- Default is 64 on **green** team
	-
- All kernels deployed to run on arbitrary RHS
	- If set size exceeds MAX MULTI RHS, then split and recurse
	-

Mapping onto the hardware

• Autotuner will pick optimal block size, balancing locality against parallelism

• Multiple RHS in same thread block will ensure L1 reuse of gauge field

• Kernel argument footprint can be a problem on some non-green architectures

• Ensures that algorithms will run on any accelerator architecture

Wilson Dslash

• SRHS Performance model • Naïve $8 \times 24 + 18 \times 8 = 336$ words • Perfect caching $2 \times 24 + 18 \times 8 = 192$ words

• MRHS Performance model • Naïve asymptote $8 \times 24 = 192$ words • Perfect asymptote $2 \times 24 = 48$ words

• Larger volumes on see boost due to locality

• Expect speedup \in [1.75, 4] • Reality is somewhere in between

• Parallelism + Locality

Improved Staggered

-
- Larger speedups due to increased locality of staggered operator
- 124 has L1 cache quantization effects
- SRHS Performance model
	- Naïve $17 \times 6 + 36 \times 8 = 390$ words
	- Perfect caching $2 \times 6 + 36 \times 8 = 300$ words
- MRHS Performance model
	- Naïve asymptote $17 \times 6 = 102$ words
	- Perfect asymptote $2 \times 6 = 12$ words

DE NUDIA

Rewriting the Solvers

- All regular BLAS kernels rewritten to support batching
- void axpy(double a, const ColorSpinorField &x, ColorSpinorField &y)
- Reductions return a vector of scalars

- Solver interface promoted to batched
	- Changes required to solvers is modest and can be done incrementally
- Require convergence for all RHS before exiting solvers
- Block BLAS is not yet batch aware
	- For now performed as a serial loop over RHS
	- Impacts performance of some solvers, e.g., communication avoiding (CA) smoothers used in multigrid

void axpy(cvector<double> &a, cvector_ref<const ColorSpinorField> &x, cvector_ref<ColorSpinorField> &y)

Block Lanczos + Block Deflation HISQ Fermions

Lanczos time (sec)

Lanczos GFLOPS

Lanczos energy (kJ

- Conventional deflation algorithm
	- Find eigenvectors of operator (Lanczos)
	- For each RHS
		- Deflate eigenvectors from residual (+ restart)
		- Run solver (CG)
- MRHS deflation algorithm
	- Find eigenvectors of operator (Block Lanczos)
	- Block deflate eigenvectors from set of RHS (+ restart)
	- Run MRHS solver (batch CG)
- Note energy number ignores non-GPU power
	- Energy reduction factor is *underestimated*

2x Quadro GV100, Gaussian sources, ||*r*|| ||*b*|| $< 10^{-10}$

CG time (sec per source)

CG GFLOPS

CG energy J (per source) HotQCD V=48³x12, m = 0.00167, β = 6.794

4

Lanczos double-single CG double-half CG

Block Lanczos + Block Deflation HISQ Fermions

Time GFLOPS Energy

Multigrid

4x H100-80, tmLQCD V=32³x64, *κ* = 0.1373 , $c_{_{SW}}$ = 1.57551 , N_{vec} = 32,64

- Multigrid has perhaps the greatest to benefit from MRHS
	- Coarse operator has more "colours" so more locality
	- Coarse grids are extremely parallelism challenged
- Both phases of MG can utilize MRHS
	- Batched null-space finding
	- MRHS deployment of the actual solver
		-

If you can't beat them, join them Tensor Cores

• Combine multiple low-precision tensor-core operations to emulate higher precision 20000

15000

10000 5000

• Coarse grids have GEMM-like computations with tensor-core friendly dimensions (24, 32, 64, etc.)

- Increasing proportion of GPU die area spent on AI
-
- - $C = AB = (A_{hi} + A_{lo})(B_{hi} + B_{lo}) \sim (A_{hi}B_{hi} + A_{hi}B_{lo} + A_{lo}B_{hi})$
	- FP32 ~ 3xTF32
	- QUDA half \sim 3x BF16
- Applying tensor cores to various MG kernels
	- Done: Coarse Dslash, link coarsening kernels
	- To do: prolongator, restrictor, block orthogonalization
- Continue to maintain non-tensor core variants in "portable QUDA"

Multigrid

- Multigrid has perhaps the greatest to benefit from MRHS
	- Coarse operator has more "colours" so more locality
	- Coarse grids are extremely parallelism challenged
- Both phases of MG can utilize MRHS
	- Batched null-space finding
	- MRHS deployment of the actual solver

4x H100-80, tmLQCD V=32³x64, *κ* = 0.1373 , $c_{_{SW}}$ = 1.57551 , N_{vec} = 32,64

and 3.8x less energy

Multigrid

- Speedups will only increase as optimization progresses
- MRHS motivates a retuning of algorithmic parameters
	-
	-

4x H100-80, tmLQCD V=32³x64, *κ* = 0.1373 , $c_{\rm sw}$ = 1.57551 , N_{vec} = 32,64, $\frac{||\bm{r}||}{||\bm{r}||}$

• Significant cost reduction for setup provides scope to improve preconditioner quality

• As we increase RHS, we can get a better solver at constant iteration cost

$$
\frac{||r||}{||b||} < 10^{-10}
$$

2.1x faster and 2.2x less energy

Sink Projections

- Time-slice contraction of fermions with 3-d Laplace eigenvectors
	- Critical part of the stochastic LapH pipeline
	- CPU-based projections on Summit comparable to MG solves at physical masses (CLS E250)
- Traditionally run a serial loop over over eigenvectors and fermions $c^{s,i,j}_t = \sum \psi^{s,i\,\dagger}_{\vec x\,t} \phi^j_{\vec x\,t}$, s spin indices, i fermion index, j eigenvector index *t* $=$ \sum *x ψs*,*ⁱ* † $\frac{S}{\vec{x},t}$ [†] $\phi^j_{\vec{x},t}$ \overline{a} $\ddot{}$ s spin indices, i fermion index, j
- Instead deploy the calculation as a MRHS computation to increase parallelism and reuse of loads
- Use multi-level tiling to work around memory limitations and hide host <-> device transfers
- **Combination of CPU -> GPU and tiled computation ~100x speedup**
	- No longer any significant cost compared to MG solves

Drew Hanlon, Ben Hoerz, Colin Morningstar, André Walker-Loud

Summary

- Rearchitected QUDA for multi-RHS computation everywhere • Scalable for future architecture evolution
	-
- MRHS solvers demonstrate significant speedup versus serial solvers
	- Speedups presently ~2-3x
	- Much more optimization coming (MG especially)
- MRHS significantly reduces energy of computation
	- Using tensor cores gives super-linear reduction
- Going forward, all stages of the LQCD pipeline should embrace this philosophy
- Split Grid + MRHS
- HISQ MG MRHS

More details at the poster by **Evan Weinberg**

QUDA - Accelerated Batched Solvers for LQCD Workflows

QUDA NODE PERFORMANCE OVER TIME Multiplicative speedup through software and hardware

REWORKING THE LQCD PIPELINE slaphnn collaboration

2 nucleon (2 baryon) and 2 hadron (ππ, Κπ) and meson-baryon catering cross sections

AI ~ flops / bytes

27 **2 DVIDIA**

