
# Status of CALICE ECal


the CALICE ECal Group

### CALICE - Electromagnetic Calorimeter

- A tungsten/silicon sampling calorimeter
- Design well advanced, first stack produced
- Silicon wafers in production high quality verified
- Readout PCB designed production set
- Very front-end readout chips produced
- Single Slab DAQ system developed for first full chain readout and channel calibration
- VME DAQ system for full prototype being developed
- ⇒ Very active program towards test beam
  - end of 2004 (low energy electrons)
  - 2005-6... hadrons and electrons

## ECal System Design







## First stack elements

Wafers: Russia/MSU and Prague/IOP


First structure from LLR





PCB: LAL design, production – Korea/KNU

### Detector slab details



### ECal – Si Wafers for Prototype

4" High resistive wafer: 5 KΩcm

Thickness: 525 microns ± 3 %

Tile side : 62.0 + 0.0

- 0.1 mm

Guard ring


In Silicone ~80 e-h pairs / micron ⇒ 42000 e /MiP


Capacitance: ~21 pF

Leakage current: 5 - 15 nA

Full depletion bias: ~150 V

Nominal operating bias: 200 V







270 wafers needed:

~150 produced by MSU

~150 in prod. by IOP/Prague




#### Some details of ECal prototype assembly




Applying conductive glue



Wrap in aluminum foil – connect wafers to PCB ground (conductive EPO-TEK glue)



Placing wafers on PCB





Finished PCB – ready to start production (two days/PCB)

#### Front-end electronics for the prototype

#### Dual shaper & track and hold Multi-gain charge preamp •4 bits for gain selection •Gain 1 and gain 10 •Work in parallel to select gain •Gain from 0.3 to 5 V/pC •Gain selected offline a posteriori LAL-Orsay 1 channel MUX out Gain=10 Global characteristcs •18 channel input •1 mux output Presentation of the front-end electronic MUX out Gain=1 2 calibration switches chips m 6 calibration channels per chip 18 diodes per calibration channel Signal uniformity G1


FLC PHY3 overview






FLC\_PHY3 production done

#### First results with complete detector slabs



#### Cosmic test bench at LLR



The cosmic test bench at LLR

Upper x and y planes of hodoscope

Silico

n

Lower x and y planes of hodoscope

XY plane:  $16\chi16$  scintillators


Active area:  $44\chi44 \text{ cm}^2$ 


Cosmic Rate: ~ 1 Hz


"good" event : 90 %


### Single Slab DAQ (SSD)

? for calibration and test on Cosmic Test bench work only for a single detector slab (24 VFE chips/ 432 silicon pad channels)










#### Results from

#### Cosmics/Single Slab DAQ



$$\frac{Mip}{Noise} = \frac{150}{19.5} \approx 7.7$$

 $NEED \sim 24$  hours to calibrate one slab with a precision of about few per mill

#### DAQ for ECAL Prototype


Eight Front End (FE) FPGAs control all signals to front end electronics via front panel input connectors

Back End (BE) FPGA gathers and buffers all event data from FE and provides interface to **VME** 

Trigger logic in BC backplane di active in


Each full VFL Jed 45 inputs = 6 CERCs

The CERC



### Preparations for test beam

#### ...DESY late 2004



### ECal Summary/Future

- A lot of progress!
- All items required for first full prototype are in hand or in production.
- Objective: exposure of first full prototype to low energy electron test-beam at DESY before the end of 2004.
- Future: expose prototype to higher energy electron beam, and hadron beam at FNAL/IHEP in combination with HCal prototypes (various options).